

FIG. 1 (PRIOR ART)

110a



	31				26		15		7
RDES0	OWN	0	0	0	0	FLNG[10:0]	RSR1	RSR0	
RDES1	Reserved					RCR	C	0000	RLNG[10:0]
RDES2	Initial Address of Date Buffer								
RDES3	Address of Next Descriptor								

FIG. 2




FIG. 3




FIG. 4


[illegible]

FIG. 5